# March 2001



# AS4LC4M4E0 AS4LC4M4E1

## 4Mx4 CMOS DRAM (EDO) Family

## Features

- Organization: 4,194,304 words  $\times$  4 bits
- High speed
  - 50/60 ns  $\overline{RAS}$  access time
  - 25/30 ns column address access time
  - 12/15 ns  $\overline{CAS}$  access time
- Low power consumption
  - Active: 500 mW max
- Standby: 3.6 mW max, CMOS I/O
- Extended data out

## Refresh

- 4096 refresh cycles, 64 ms refresh interval for AS4LC4M4E0
- 2048 refresh cycles, 32 ms refresh interval for AS4LC4M4E1
- $\overline{RAS}$ -only or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh or self-refresh
- TTL-compatible, three-state I/O
- JEDEC standard package
  - 300 mil, 24/26-pin SOJ
- 3V power supply
- Industrial and commercial temperature available

## Pin arrangement

$V_{CC}$ $\Box_1$ 24 $\Box$ GND $V_{CC}$ $\Box_1$ 22	24 GND
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	23 I/O3 22 I/O2 21 CAS 20 OE 19 A9 18 A8 17 A7 16 A6 15 A5 14 A4 13 GND

\* NC on 2K refresh version; A11 on 4K refresh version

## Pin designation

Pin(s)	Description
A0 to A11	Address inputs
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
I/O0 to I/O3	Input/output
OE	Output enable
V <sub>CC</sub>	Power
GND	Ground

## Selection guide

	Symbol	AS4LC4M4E0/E1-50	AS4LC4M4E0/E1-60	Unit
Maximum RAS access time	t <sub>RAC</sub>	50	60	ns
Maximum column address access time	t <sub>CAA</sub>	25	30	ns
Maximum CAS access time	t <sub>CAC</sub>	12	15	ns
Maximum output enable $(\overline{OE})$ access time	t <sub>OEA</sub>	13	15	ns
Minimum read or write cycle time	t <sub>RC</sub>	80	100	ns
Minimum fast page mode cycle time	t <sub>PC</sub>	25	30	ns
Maximum operating current	I <sub>CC1</sub>	120	110	mA
Maximum CMOS standby current	I <sub>CC5</sub>	1.0	1.0	mA

Alliance Semiconductor

## Functional description

The AS4LC4M4E0 and AS4LC4M4E1 are high performance 16-megabit CMOS Dynamic Random Access Memories (DRAM) organized as 4,194,304 words × 4 bits. The devices are fabricated using advanced CMOS technology and innovative design techniques resulting in high speed, extremely low power and wide operating margins at component and system levels. The Alliance 16Mb DRAM family is optimized for use as main memory in PC, workstation, router and switch applications.

These products feature a high speed page mode operation where read and write operations within a single row (or page) can be executed at very high speed by toggling column addresses within that row. Row and column addresses are alternately latched into input buffers using the falling edge of  $\overline{RAS}$  and  $\overline{CAS}$  inputs respectively. Also,  $\overline{RAS}$  is used to make the column address latch transparent, enabling application of column addresses prior to  $\overline{CAS}$  assertion.

Extended data out (EDO) read mode enables 60MHz operation using 60ns devices. In contrast to 'fast page mode' devices, data remains active on outputs after  $\overline{CAS}$  is de-asserted high, giving system logic more time to latch the data. Use  $\overline{OE}$  and  $\overline{WE}$  to control output impedance and prevent bus contention during read-modify-write and shared bus applications. Outputs also go to high impedance at the last occurrance of  $\overline{RAS}$  and  $\overline{CAS}$  going high.

Refresh on the 4096 address combinations of A0 to A11 must be performed every 64 ms using:

- RAS-only refresh: RAS is asserted while CAS is held high. Each of the 4096 rows must be strobed. Outputs remain high impedence.
- Hidden refresh: CAS is held low while RAS is toggled. Refresh address is generated internally. Outputs remain low impedence with previous valid data.
- CAS-before-RAS refresh (CBR): CAS is asserted prior to RAS. Refresh address is generated internally. Outputs are high-impedence (OE and WE are don't care).
- Normal read or write cycles refresh the row being accessed.
- Self-refresh cycles


Refresh on the 2048 address combinations of A0 to A10 must be performed every 32 ms using:

- RAS-only refresh: RAS is asserted while CAS is held high. Each of the 2048 rows must be strobed. Outputs remain high impedence.
- Hidden refresh: CAS is held low while RAS is toggled. Refresh address is generated internally. Outputs remain low impedence with previous valid data.
- CAS-before-RAS refresh (CBR): CAS is asserted prior to RAS. Refresh address is generated internally. Outputs are high-impedence (OE and WE are don't care).
- Normal read or write cycles refresh the row being accessed.
- Self-refresh cycles


The AS4LC4M4E0 and AS4LC4M4E1 are available in the standard 24/26-pin plastic SOJ and 24/26-pin plastic TSOP packages. The AS4LC4M4E0 and AS4LC4M4E1 operate with a single power supply of  $3V \pm 0.3V$ . All provide TTL compatible inputs and outputs.



## Logic block diagram for 4K refresh



## Logic block diagram for 2K refresh



## Recommended operating conditions

Parameter		Symbol	Min	Nominal	Max	Unit
Supply voltage		V <sub>CC</sub>	3.0	3.3	3.6	V
supply voltage		GND	0.0	0.0	0.0	V
Input voltage		V <sub>IH</sub>	2.0	-	V <sub>CC</sub> +0.5V	V
input voltage		V <sub>IL</sub>	$-0.5^{\dagger}$	-	0.8	V
Ambient operating temperature	Commercial	т	0	_	70	°C
Annoient operating temperature	Industrial	- T <sub>A</sub>	-40	-	85	

 $^{\dagger}V_{IL}$  min -3.0V for pulse widths less than 5 ns. Recommended operating conditions apply throughout this document unlesss otherwise specified.

## Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Input voltage	V <sub>in</sub>	-1.0	4.6	V
Input voltage (DQs)	V <sub>DQ</sub>	-1.0	4.6	V
Power supply voltage	V <sub>CC</sub>	-1.0	4.6	V
Storage temperature (plastic)	T <sub>STG</sub>	-55	+150	°C
Soldering temperature × time	T <sub>SOLDER</sub>	-	260 × 10	<sup>o</sup> C × sec

# AS4LC4M4E0 AS4LC4M4E1



Parameter	Symbol	Min	Max	Unit
Power dissipation	P <sub>D</sub>	_	0.5	W
Short circuit output current	I <sub>out</sub>	_	50	mA

## DC electrical characteristics

			-!	50	-6	50		
Parameter	Symbol	Test conditions	Min	Max	Min	Max	Unit	Notes
Input leakage current	I <sub>IL</sub>	$0V \le V_{in} \le +V_{CC} (max)$ Pins not under test = $0V$	-5	+5	-5	+5	μΑ	
Output leakage current	I <sub>OL</sub>	$D_{OUT}$ disabled, $0V \le V_{out} \le +V_{CC}$ (max)	-5	+5	-5	+5	μΑ	
Operating power supply current	I <sub>CC1</sub>	$\overline{\text{CAS}}$ , Address cycling; $t_{\text{RC}} = \min$	_	120	_	110	mA	1,2
TTL standby power supply current	I <sub>CC2</sub>	$\overline{RAS} = \overline{CAS} \ge V_{IH}$	_	2.0	_	2.0	mA	
Average power supply current, RAS refresh mode or CBR	I <sub>CC3</sub>	$\label{eq:RAS} \begin{array}{l} \overline{\text{RAS}} \text{ cycling, } \overline{\text{CAS}} \geq \text{V}_{\text{IH}}, \\ \text{t}_{\text{RC}} = \min \text{ of } \overline{\text{RAS}} \text{ low after } \overline{\text{CAS}} \text{ low.} \end{array}$	_	120	_	110	mA	1
EDO page mode average power supply current	I <sub>CC4</sub>	RAS = V <sub>IL</sub> , CAS, address cycling: t <sub>HPC</sub> = min	_	90	_	80	mA	1, 2
CMOS standby power supply current	I <sub>CC5</sub>	$\overline{\text{RAS}} = \overline{\text{CAS}} = \text{V}_{\text{CC}} - 0.2\text{V}$	_	1.0	_	1.0	mA	
Output voltage	V <sub>OH</sub>	$I_{OUT} = -2.0 \text{ mA}$	2.4	-	2.4	-	V	
Output voltage	V <sub>OL</sub>	$I_{OUT} = 2.0 \text{ mA}$	-	0.4	-	0.4	V	
CAS before RAS refresh current	I <sub>CC6</sub>	$\overline{RAS}$ , $\overline{CAS}$ cycling, $t_{RC} = min$	_	120	_	110	mA	
Self refresh current	I <sub>CC7</sub>	$\label{eq:RAS} \begin{split} \overline{\text{RAS}} &= \overline{\text{CAS}} \leq 0.2 \text{V}, \\ \overline{\text{WE}} &= \overline{\text{OE}} \geq \text{V}_{\text{CC}} - 0.2 \text{V}, \\ \text{all other inputs at } 0.2 \text{V} \text{ or} \\ \text{V}_{\text{CC}} - 0.2 \text{V} \end{split}$	_	0.6	_	0.6	mA	

# AC parameters common to all waveforms

			50	-(	5 <b>0</b>		
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t <sub>RC</sub>	Random read or write cycle time	80	-	100	-	ns	
t <sub>RP</sub>	RAS precharge time	30	-	40	-	ns	
t <sub>RAS</sub>	RAS pulse width	50	10K	60	10K	ns	
t <sub>CAS</sub>	CAS pulse width	8	10K	10	10K	ns	
t <sub>RCD</sub>	RAS to CAS delay time	15	35	15	43	ns	6
t <sub>RAD</sub>	RAS to column address delay time	12	25	12	30	ns	7
t <sub>RSH</sub>	CAS to RAS hold time	10	-	10	_	ns	
t <sub>CSH</sub>	RAS to CAS hold time	40	-	50	-	ns	
t <sub>CRP</sub>	CAS to RAS precharge time	5	-	5	_	ns	
t <sub>ASR</sub>	Row address setup time	0	-	0	-	ns	
t <sub>RAH</sub>	Row address hold time	8	-	10	-	ns	
t <sub>T</sub>	Transition time (rise and fall)	1	50	1	50	ns	4,5
t <sub>REF</sub>	Refresh period	-	64	-	64	ms	3
t <sub>CP</sub>	CAS precharge time	8	-	10	-	ns	
t <sub>RAL</sub>	Column address to RAS lead time	25	-	30	-	ns	
t <sub>ASC</sub>	Column address setup time	0	-	0	-	ns	
t <sub>CAH</sub>	Column address hold time	8		10	-	ns	

R

## Read cycle

		-!	50	-6	0	_	
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t <sub>RAC</sub>	Access time from RAS	-	50	-	60	ns	6
t <sub>CAC</sub>	Access time from CAS	-	12	-	15	ns	6,13
t <sub>AA</sub>	Access time from address	-	25	-	30	ns	7,13
t <sub>RCS</sub>	Read command setup time	0	-	0	_	ns	
t <sub>RCH</sub>	Read command hold time to CAS	0	-	0	-	ns	9
t <sub>RRH</sub>	Read command hold time to RAS	0	—	0	—	ns	9



# Write cycle

		-50		-60			
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t <sub>WCS</sub>	Write command setup time	0	_	0	_	ns	11
t <sub>WCH</sub>	Write command hold time	10	_	10	_	ns	11
t <sub>WP</sub>	Write command pulse width	10	-	10	_	ns	
t <sub>RWL</sub>	Write command to RAS lead time	10	-	10	_	ns	
t <sub>CWL</sub>	Write command to CAS lead time	8	-	10	_	ns	
t <sub>DS</sub>	Data-in setup time	0	-	0	_	ns	12
t <sub>DH</sub>	Data-in hold time	8	—	10	—	ns	12

# Read-modify-write cycle

		-50		-6	0		
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t <sub>RWC</sub>	Read-write cycle time	113	-	135	_	ns	
t <sub>RWD</sub>	RAS to WE delay time	67	-	77	-	ns	11
t <sub>CWD</sub>	CAS to WE delay time	32	-	35	_	ns	11
t <sub>AWD</sub>	Column address to $\overline{\mathrm{WE}}$ delay time	42	_	47	-	ns	11

# Refresh cycle

		-50		-6	0		
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t <sub>CSR</sub>	$\overline{CAS}$ setup time ( $\overline{CAS}$ -before- $\overline{RAS}$ )	5	_	5	_	ns	3
t <sub>CHR</sub>	$\overline{CAS}$ hold time ( $\overline{CAS}$ -before- $\overline{RAS}$ )	8	_	10	_	ns	3
t <sub>RPC</sub>	RAS precharge to CAS hold time	0	-	0	_	ns	
t <sub>CPT</sub>	CASprecharge time(CBR counter test)	10		10	_	ns	



# Hyper page mode cycle

/1 1 0		-50		-60			
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t <sub>CPWD</sub>	CAS precharge to WE delay time	45	-	52	—	ns	
t <sub>CPA</sub>	Access time from CAS precharge	-	28	-	35	ns	13
t <sub>RASP</sub>	RAS pulse width	50	100K	60	100K	ns	
t <sub>DOH</sub>	Previous data hold time from CAS	5	_	5	_	ns	
t <sub>REZ</sub>	Output buffer turn off delay from RAS	0	13	0	15	ns	
t <sub>WEZ</sub>	Output buffer turn off delay from $\overline{WE}$	0	13	0	15	ns	
t <sub>OEZ</sub>	Output buffer turn off delay from $\overline{OE}$	0	13	0	15	ns	
t <sub>HPC</sub>	Hyper page mode cycle time	20	-	25	-	ns	
t <sub>HPRWC</sub>	Hyper page mode RMW cycle	47	—	56	—	ns	
t <sub>RHCP</sub>	RAS hold time from CAS	30	-	35	-	ns	

# Output enable

		-50		-60				
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes	
t <sub>CLZ</sub>	CAS to output in Low Z	0	-	0	-	ns	8	
t <sub>ROH</sub>	RAS hold time referenced to OE	8	_	10	-	ns		
t <sub>OEA</sub>	OE access time	_	13	-	15	ns		
t <sub>OED</sub>	OE to data delay	13	_	15	-	ns		
t <sub>OEZ</sub>	Output buffer turnoff delay from $\overline{OE}$	0	13	0	15	ns	8	
t <sub>OEH</sub>	OE command hold time	10	-	10	-	ns		
t <sub>OLZ</sub>	OE to output in Low Z	0	_	0	_	ns		
t <sub>OFF</sub>	Output buffer turn-off time	0	13	0	15	ns	8,10	

# Self-refresh cycle


Std	Std		-50		-60		
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t <sub>RASS</sub>	RAS pulse width (CBR self refresh)	100	-	100	-	μs	
t <sub>RPS</sub>	RAS precharge time (CBR self refresh)	90	_	105	_	ns	
t <sub>CHS</sub>	CAS hold time (CBR self refresh)	8	-	10	_	ns	

#### Notes

- 1  $~~I_{\rm CC1},~I_{\rm CC3},~I_{\rm CC4},$  and  $I_{\rm CC6}$  are dependent on frequency.
- 2 I<sub>CC1</sub> and I<sub>CC4</sub> depend on output loading. Specified values are obtained with the output open.
- 3 An initial pause of 200 μs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved. In the case of an internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required. 8 initialization cycles are required after extended periods of bias without clocks (greater than 8 ms).
- 4 AC Characteristics assume  $t_T = 2$  ns. All AC parameters are as described in AC test conditions below
- $5 V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$
- 6 Operation within the  $t_{RCD}$  (max) limit insures that  $t_{RAC}$  (max) can be met.  $t_{RCD}$  (max) is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max) limit, then access time is controlled exclusively by  $t_{CAC}$ .
- 7 Operation within the  $t_{RAD}$  (max) limit insures that  $t_{RAC}$  (max) can be met.  $t_{RAD}$  (max) is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (max) limit, then access time is controlled exclusively by  $t_{AA}$ .
- 8 Assumes three state test load (5 pF and a 380  $\Omega$  Thevenin equivalent).
- 9 Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
- 10 t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition; it is not referenced to output voltage levels. t<sub>OFF</sub> is referenced from rising edge of RAS or CAS, whichever occurs last.
- 11  $t_{WCS}$ ,  $t_{WCH}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the datasheet as electrical characteristics only. If  $t_{WS} \ge t_{WS}$  (min) and  $t_{WH} \ge t_{WH}$  (min), the cycle is an early write cycle and data out pins will remain open circuit, high impedance, throughout the cycle. If  $t_{RWD} \ge t_{RWD}$  (min),  $t_{CWD} \ge t_{CWD}$  (min) and  $t_{AWD} \ge t_{AWD}$  (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data out at access time is indeterminate.
- 12 These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in read-write cycles.
- 13 Access time is determined by the longest of  $t_{CAA}$  or  $t_{CAC}$  or  $t_{CPA}$
- 14  $t_{ASC} \ge t_{CP}$  to achieve  $t_{PC}$  (min) and  $t_{CPA}$  (max) values.
- 15 These parameters are sampled and not 100% tested.


## AC test conditions

- Access times are measured with output reference levels of  $V_{\rm OH}$  = 2.4V and  $V_{\rm OL}$  = 0.4V,
- $V_{IH} = 2.0V$  and  $V_{IL} = 0.8V$
- Input rise and fall times: 2 ns






## Read waveform




# Early write waveform




# AS4LC4M4E0 AS4LC4M4E1






# Read-modify-write waveform






# EDO page mode read waveform




# EDO page mode early write waveform






# EDO page mode read-modify-write waveform






# Hidden refresh waveform (read)




## Hidden refresh waveform (write)






# CAS before RAS refresh counter test waveform



 $f = 1 M U_7 T = P_{0.0} T_{0.0} T_{0.0}$ 

# R

## CAS-before-RAS self refresh cycle



## Capacitance 15

Capacitance			J = 1 MHZ, 1	r <sub>a</sub> – Room tempe	erature
Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C <sub>IN1</sub>	A0 to A11	$V_{in} = 0V$	5	pF
input capacitance	C <sub>IN2</sub>	RAS, UCAS, ICAS, WE, OE	$V_{in} = 0V$	7	pF
DQ capacitance	C <sub>DQ</sub>	DQ0 to DQ3	$V_{in} = V_{out} = 0V$	7	pF

## AS4LC4M4E0 ordering information

Package \ RAS access time	50 ns	60 ns	
Plastic SOL 300 mil 24/26-pin	,	AS4LC4M4E0-60JC AS4LC4M4E0-60JI	
Plastic TSOP 300 mil 24/26-pin		AS4LC4M4E0-60TC AS4LC4M4E0-60TI	

## AS4LC4M4E1 ordering information

Package \ RAS access time	50 ns	60 ns	
Plastic SOJ, 300 mil, 24/26-pin	,	AS4LC4M4E1-60JC AS4LC4M4E1-60JI	
Plastic TSOP, 300 mil, 24/26-pin		AS4LC4M4E1-60TC AS4LC4M4E1-60TI	

## AS4LC4M4E0 family part numbering system

AS4	С	<b>4M</b> 4	E0	-XX	X	X
Didini	C = 5V CMOS $LC = 3V CMOS$	$4M \times 4$	E0=4K refresh E1=2K refresh	RAS access	J = SOJ 300 mil, 24/26	Temperature range C=Commercial, 0°C to 70°C I=Industrial, -40°C to 85°C

## 4/11/01; V.1.1

## Alliance Semiconductor

P. 15 of 15

© Copyright Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or uability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products reademarks, or any other intellectual property rights of Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant times and the inclusion of Alliance products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result against all claims arising from such use.